Agilent Technologies 86100D Manuale Utente Pagina 4

  • Scaricare
  • Aggiungi ai miei manuali
  • Stampa
  • Pagina
    / 36
  • Indice
  • SEGNALIBRI
  • Valutato. / 5. Basato su recensioni clienti
Vedere la pagina 3
4
Specifications
Mainframe continued
Option STR (standard trigger) Option ETR (enhanced trigger)
Vertical system (channels)
Number of channels
Vertical resolution
Full resolution channel
16 (simultaneous acquisition)
54xxx, 83xxx, 86xxx: 14 bit A/D converter (16 or more bits with averaging).
N10xx: 16 bit A/D converter
Adjusts in a 1-2-5-10 sequence for coarse adjustment or fine adjustment resolution from the
front panel knob
Adjustments Scale, offset, activate filter, sampler bandwidth, attenuation factor, transducer conversion
factors
Record length Legacy UI: 16 to 16K samples
FlexDCA without pattern lock: 16 to 64K samples
FlexDCA with pattern lock: 16 up to 32M samples
5
Trigger modes
Internal trigger
1
External direct trigger
2
Limited bandwidth
3
Full bandwidth
Free run
DC to 100 MHz
DC to 3.2 GHz
Free run
DC to 100 MHz
DC to 3.2 GHz
External divided trigger N/A
3 GHz to 13 GHz (15 GHz, 32 GHz with option PTB)
PatternLock N/A
50 MHz to 13 GHz (50 MHz to 15 GHz)
Module Bay Trigger
7
N/A Yes, supported.
Jitter
Characteristic
Maximum
Option PTB
< 1.0 ps RMS + 5*10E-5 of delay setting
4
1.5 ps RMS + 5*10E-5 of delay setting
4
N/A
1.2 ps (750 fs option PTB) RMS for time delays less
than 100 ns
6
1.7 ps (1.2 ps option PTB) RMS for time delays less
than 100 ns
6
1.2 ps (750 fs) (50 MHz to 32 GHz) in PTB mode
8
:
200 fs (2.4 to 4 GHz) 120 fs (4 to 9 GHz) 90 fs (9 to
44 GHz)
Trigger sensitivity 200 mV
pp
(sinusoidal input or
200 ps minimum pulse width)
200 mV
pp
sinusoidal input: 50 MHz to 13 GHz, (to
32 GHz with option PTB)
Trigger configuration
Trigger level adjustment
–1 V to + 1 V
AC coupled
Edge select Positive or negative N/A
Hysteresis
5
Normal or High sensitivity N/A
Trigger gating
Gating input levels
(TTL compatible)
Disable: 0 to 0.6 V, Enable: 3.5 to 5 V
Pulse width > 500 ns, period > 1 μs
Gating delay Disable: 27 μs + trigger period +
Maximum time displayed
Enable: 100 ns
Trigger impedance
Nominal impedance 50 Ω
Reflection < 10% for 100 ps rise time
Connector type 3.5 mm (male)
Maximum trigger signal 2 V peak-to-peak
1. The freerun trigger mode internally generates an asynchronous trigger that allows viewing the sampled signal amplitude without an external trigger signal but provides no
timing information unless a precision timebase is used in Eye/Mask mode. Freerun is useful in troubleshooting external trigger problems.
2. The sampled input signal timing is recreated by using an externally supplied trigger signal that is synchronous with the sampled signal input.
3. The DC to 100 MHz mode is used to minimize the effect of high frequency signals or noise on a low frequency trigger signal.
4. Measured at 2.5 GHz with the triggering level adjusted for optimum trigger.
5. High Sensitivity Hysteresis Mode improves the high frequency trigger sensitivity but is not recommended when using noisy, low frequency signals that may result in false
triggers without normal hysteresis enabled.
6. Slew rate ≥ 2 V/ns
7. The Module Bay Trigger routes trigger signals from the module’s rear panel to the mainframe. 86100D-ETR is recommended when using a DCA module equipped with a
rear-panel trigger circuit. Examples include 54754A, 83496x, and 86108A/B modules. If operating these modules in an 86100D with Option STR, an external cable (such as
P/N 5062-6690) must be connected from the module’s front panel trigger/clock output to the 86100D’s trigger input.
8. In precision timebase (PTB) operation with 750 mV input (500 mV input, 9 to 44 GHz)
Vedere la pagina 3
1 2 3 4 5 6 7 8 9 ... 35 36

Commenti su questo manuale

Nessun commento